LPC1311/13/42/43
32-bit ARM Cortex-M3 microcontroller; up to 32 kB flash and 8 kB SRAM; USB Device

Rev. 00.14 — 20 August 2009

Preliminary data sheet

1. General description

The LPC1311/13/42/43 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

The LPC1311/13/42/43 operate at CPU frequencies of up to 72 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The peripheral complement of the LPC1311/13/42/43 includes up to 32 kB of flash memory, up to 8 kB of data memory, USB Device (LPC1342/43 only), one Fast-mode Plus I^{2}C-bus interface, one UART, four general-purpose timers, and up to 42 general-purpose I/O pins.

2. Features

- ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.
- ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
- 32 kB (LPC1343/13)/16 kB (LPC1342)/8 kB (LPC1311) on-chip flash programming memory.
- 8 kB (LPC1343/13)/4 kB (LPC1342/11) SRAM.
- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.
- Selectable boot-up: UART or USB (USB on LPC134x only).
- Serial interfaces:
  - USB 2.0 full-speed device controller with on-chip PHY for device (LPC1342/43 only).
  - UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support.
  - SSP controller with FIFO and multi-protocol capabilities.
  - I^{2}C-bus interface supporting full I^{2}C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.
- Other peripherals:
  - Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.

◆ Four general purpose timers/counters with a total of four capture inputs and 13 match outputs.

◆ Programmable WatchDog Timer (WDT).

◆ System tick timer.

■ Serial Wire Debug and Serial Wire Trace Port.

■ High-current output driver (20 mA) on one pin.

■ High-current sink drivers (20 mA) on two I^{2}C-bus pins in Fast-mode Plus.

■ Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.

■ Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.

■ Single 3.3 V power supply (2.0 V to 3.6 V).

■ 10-bit ADC with input multiplexing among 8 pins.

■ GPIO pins can be used as edge and level sensitive interrupt sources.

■ Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, or the watchdog clock.

■ Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 40 of the functional pins.

■ Brownout detect with four separate thresholds for interrupt and one threshold for forced reset.

■ Power-On Reset (POR).

■ Crystal oscillator with an operating range of 1 MHz to 25 MHz.

■ 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.

■ PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the main oscillator, the internal RC oscillator, or the Watchdog oscillator.

■ Code Read Protection (CRP) with different security levels.

■ Available as 48-pin LQFP package and 33-pin HVQFN package.

3. Applications

■ eMetering

■ Lighting

■ Industrial networking

■ Alarm systems

■ White goods

4. Ordering information

Table 1.   Ordering information

Type number	Package		Version
	Name	**Description**	
LPC1311FHN33	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1313FBD48	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm	sot313-2
LPC1313FHN33	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1342FHN33	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1343FBD48	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm	sot313-2
LPC1343FHN33	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a

4.1   Ordering options

Table 2.   Ordering options for LPC1311/13/42/43

Type number	Flash	Total SRAM	USB	UART RS-485	I^2C/ Fast+	SSP	ADC channels	Pins	Package
LPC1311FHN33	8 kB	4 kB	-	1	1	1	8	33	HVQFN33
LPC1313FBD48	32 kB	8 kB	-	1	1	1	8	48	LQFP48
LPC1313FHN33	32 kB	8 kB	-	1	1	1	8	33	HVQFN33
LPC1342FHN33	16 kB	4 kB	Device	1	1	1	8	33	HVQFN33
LPC1343FBD48	32 kB	8 kB	Device	1	1	1	8	48	LQFP48
LPC1343FHN33	32 kB	8 kB	Device	1	1	1	8	33	HVQFN33

5. Block diagram

(1) LPC1342/43 only.

(2) LQFP48 package only.

Fig 1.   Block diagram

6. Pinning information

6.1 Pinning

Fig 2. LPC1343 LQFP48 package

**Fig 3.** **LPC1342/43 HVQFN33 package**

Fig 4.   LPC1313 LQFP48 package

Fig 5. LPC1311/13 HVQFN33 package

6.2 Pin description

Table 3. LPC1313/43 LQFP48 pin description table

Symbol	Pin	Type	Description
RESET/PIO0_0	3	I	**RESET —** External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
		I/O	**PIO0_0 —** General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE	4[1]	I/O	**PIO0_1 —** General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration (USB on LPC1343 only, see description of PIO0_3).
		O	**CLKOUT —** Clockout pin.
		O	**CT32B0_MAT2 —** Match output 2 for 32-bit timer 0.
		O	**USB_FTOGGLE —** USB 1 ms Start-of-Frame signal (LPC1343 only).
PIO0_2/SSEL/ CT16B0_CAP0	10[1]	I/O	**PIO0_2 —** General purpose digital input/output pin.
		O	**SSEL —** Slave select for SSP.
		I	**CT16B0_CAP0 —** Capture input 0 for 16-bit timer 0.

Table 3.   LPC1313/43 LQFP48 pin description table *…continued*

Symbol	Pin	Type	Description
PIO0_3/USB_VBUS	14[1]	I/O	**PIO0_3 —** General purpose digital input/output pin. LPC1343 only: A LOW level on this pin during reset starts the ISP command handler, a HIGH level starts the USB device enumeration.
		I	**USB_VBUS —** Monitors the presence of USB bus power (LPC1343 only).
PIO0_4/SCL	15[2]	I/O	**PIO0_4 —** General purpose digital input/output pin.
		I/O	**SCL —** I2C-bus clock input/output. High-current sink only if I2C Fast-Mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	16[2]	I/O	**PIO0_5 —** General purpose digital input/output pin.
		I/O	**SDA —** I2C-bus data input/output. High-current sink only if I2C Fast-Mode Plus is selected in the I/O configuration register.
PIO0_6/USB_CONNECT/ SCK	22[1]	I/O	**PIO0_6 —** General purpose digital input/output pin.
		O	**USB_CONNECT —** Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature (LPC1343 only).
		I/O	**SCK —** Serial clock for SSP.
PIO0_7/CTS	23[1]	I/O	**PIO0_7 —** General purpose digital input/output pin (high-current output driver).
		I	**CTS —** Clear To Send input for UART.
PIO0_8/MISO/ CT16B0_MAT0	27[1]	I/O	**PIO0_8 —** General purpose digital input/output pin.
		I/O	**MISO —** Master In Slave Out for SSP.
		O	**CT16B0_MAT0 —** Match output 0 for 16-bit timer 0.
PIO0_9/MOSI/ CT16B0_MAT1/ SWO	28[1]	I/O	**PIO0_9 —** General purpose digital input/output pin.
		I/O	**MOSI —** Master Out Slave In for SSP.
		O	**CT16B0_MAT1 —** Match output 1 for 16-bit timer 0.
		O	**SWO —** Serial wire trace output.
SWCLK/PIO0_10/ SCK/CT16B0_MAT2	29[1]	I	**SWCLK —** Serial wire clock and test clock TCK for JTAG interface.
		I/O	**PIO0_10 —** General purpose digital input/output pin.
		O	**SCK —** Serial clock for SSP.
		O	**CT16B0_MAT2 —** Match output 2 for 16-bit timer 0.
TDI/PIO0_11/ AD0/CT32B0_MAT3	32[3]	I	**TDI —** Test Data In for JTAG interface.
		I/O	**PIO0_11 —** General purpose digital input/output pin.
		I	**AD0 —** A/D converter, input 0.
		O	**CT32B0_MAT3 —** Match output 3 for 32-bit timer 0.
TMS/PIO1_0/ AD1/CT32B1_CAP0	33[3]	I	**TMS —** Test Mode Select for JTAG interface.
		I/O	**PIO1_0 —** General purpose digital input/output pin.
		I	**AD1 —** A/D converter, input 1.
		I	**CT32B1_CAP0 —** Capture input 0 for 32-bit timer 1.
TDO/PIO1_1/ AD2/CT32B1_MAT0	34[3]	O	**TDO —** Test Data Out for JTAG interface.
		I/O	**PIO1_1 —** General purpose digital input/output pin.
		I	**AD2 —** A/D converter, input 2.
		O	**CT32B1_MAT0 —** Match output 0 for 32-bit timer 1.

Table 3. **LPC1313/43 LQFP48 pin description table** *…continued*

Symbol	Pin	Type	Description
TRST/PIO1_2/ AD3/CT32B1_MAT1	35[3]	I	**TRST —** Test Reset for JTAG interface.
		I/O	**PIO1_2 —** General purpose digital input/output pin.
		I	**AD3 —** A/D converter, input 3.
		O	**CT32B1_MAT1 —** Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/AD4/ CT32B1_MAT2	39[3]	I/O	**SWDIO —** Serial wire debug input/output.
		I/O	**PIO1_3 —** General purpose digital input/output pin.
		I	**AD4 —** A/D converter, input 4.
		O	**CT32B1_MAT2 —** Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/WAKEUP	40[3]	I/O	**PIO1_4 —** General purpose digital input/output pin.
		I	**AD5 —** A/D converter, input 5.
		O	**CT32B1_MAT3 —** Match output 3 for 32-bit timer 1.
		I	**WAKEUP —** Deep power-down mode wake-up pin.
PIO1_5/RTS/ CT32B0_CAP0	45[1]	I/O	**PIO1_5 —** General purpose digital input/output pin.
		O	**RTS —** Request To Send output for UART.
		I	**CT32B0_CAP0 —** Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/ CT32B0_MAT0	46[1]	I/O	**PIO1_6 —** General purpose digital input/output pin.
		I	**RXD —** Receiver input for UART.
		O	**CT32B0_MAT0 —** Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	47[1]	I/O	**PIO1_7 —** General purpose digital input/output pin.
		O	**TXD —** Transmitter output for UART.
		O	**CT32B0_MAT1 —** Match output 1 for 32-bit timer 0.
PIO1_8/CT16B1_CAP0	9[1]	I/O	**PIO1_8 —** General purpose digital input/output pin.
		I	**CT16B1_CAP0 —** Capture input 0 for 16-bit timer 1.
PIO1_9/CT16B1_MAT0	17[1]	I/O	**PIO1_9 —** General purpose digital input/output pin.
		O	**CT16B1_MAT0 —** Match output 0 for 16-bit timer 1.
PIO1_10/AD6/ CT16B1_MAT1	30[3]	I/O	**PIO1_10 —** General purpose digital input/output pin.
		I	**AD6 —** A/D converter, input 6.
		O	**CT16B1_MAT1 —** Match output 1 for 16-bit timer 1.
PIO1_11/AD7	42[3]	I/O	**PIO1_11 —** General purpose digital input/output pin.
		I	**AD7 —** A/D converter, input 7.
PIO2_0/DTR	2[1]	I/O	**PIO2_0 —** General purpose digital input/output pin.
		O	**DTR —** Data Terminal Ready output for UART.
PIO2_1/DSR	13[1]	I/O	**PIO2_1 —** General purpose digital input/output pin.
		I	**DSR —** Data Set Ready input for UART.
PIO2_2/DCD	26[1]	I/O	**PIO2_2 —** General purpose digital input/output pin.
		I	**DCD —** Data Carrier Detect input for UART.
PIO2_3/RI	38[1]	I/O	**PIO2_3 —** General purpose digital input/output pin.
		I	**RI —** Ring Indicator input for UART.
PIO2_4	18[1]	I/O	**PIO2_4 —** General purpose digital input/output pin (LPC1343 only).
PIO2_4	19[1]	I/O	**PIO2_4 —** General purpose digital input/output pin (LPC1313 only).
PIO2_5	21[1]	I/O	**PIO2_5 —** General purpose digital input/output pin (LPC1343 only).

Table 3. **LPC1313/43 LQFP48 pin description table** …continued

Symbol	Pin	Type	Description
PIO2_5	20[1]	I/O	**PIO2_5 —** General purpose digital input/output pin (LPC1313 only).
PIO2_6	1[1]	I/O	**PIO2_6 —** General purpose digital input/output pin.
PIO2_7	11[1]	I/O	**PIO2_7 —** General purpose digital input/output pin.
PIO2_8	12[1]	I/O	**PIO2_8 —** General purpose digital input/output pin.
PIO2_9	24[1]	I/O	**PIO2_9 —** General purpose digital input/output pin.
PIO2_10	25[1]	I/O	**PIO2_10 —** General purpose digital input/output pin.
PIO2_11/SCK	31[1]	I/O	**PIO2_11 —** General purpose digital input/output pin.
		I/O	**SCK —** Serial clock for SSP.
PIO3_0	36[1]	I/O	**PIO3_0 —** General purpose digital input/output pin.
PIO3_1	37[1]	I/O	**PIO3_1 —** General purpose digital input/output pin.
PIO3_2	43[1]	I/O	**PIO3_2 —** General purpose digital input/output pin.
PIO3_3	48[1]	I/O	**PIO3_3 —** General purpose digital input/output pin.
PIO3_4	18[1]	I/O	**PIO3_4 —** General purpose digital input/output pin (LPC1313 only).
PIO3_5	21[1]	I/O	**PIO3_5 —** General purpose digital input/output pin (LPC1313 only).
USB_DM	19[4]	I/O	**USB_DM —** USB bidirectional D− line (LPC1343 only).
USB_DP	20[4]	I/O	**USB_DP —** USB bidirectional D+ line (LPC1343 only).
$V_{DD(IO)}$	8	I	3.3 V input/output supply voltage.
$V_{DD(3V3)}$	44	I	3.3 V supply voltage to the internal regulator and the ADC. Also used as the ADC reference voltage.
V_{SSIO}	5	I	Ground.
XTALIN	6	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7	O	Output from the oscillator amplifier.
V_{SS}	41	I	Ground.

[1] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis.

[2] I2C-bus pads compliant with the I2C-bus specification for I2C standard mode and I2C Fast-mode Plus.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant.

[4] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only).

Table 4. **LPC1311/13/42/43 HVQFN33 pin description table**

Symbol	Pin	Type	Description
RESET/PIO0_0	2	I	**RESET —** External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
		I/O	**PIO0_0 —** General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE	3[1]	I/O	**PIO0_1 —** General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration (USB on LPC1342/43 only, see description of PIO0_3).
		O	**CLKOUT —** Clock out pin.
		O	**CT32B0_MAT2 —** Match output 2 for 32-bit timer 0.
		O	**USB_FTOGGLE —** USB 1 ms Start-of-Frame signal (LPC1342/43 only).

Table 4.　　LPC1311/13/42/43 HVQFN33 pin description table *…continued*

Symbol	Pin	Type	Description
PIO0_2/SSEL/ CT16B0_CAP0	8[1]	I/O	**PIO0_2 —** General purpose digital input/output pin.
		O	**SSEL —** Slave select for SSP.
		I	**CT16B0_CAP0 —** Capture input 0 for 16-bit timer 0.
PIO0_3/USB_VBUS	9[1]	I/O	**PIO0_3 —** General purpose digital input/output pin. LPC1342/43 only: A LOW level on this pin during reset starts the ISP command handler, a HIGH level starts the USB device enumeration.
		I	**USB_VBUS —** Monitors the presence of USB bus power (LPC1342/43 only).
PIO0_4/SCL	10[2]	I/O	**PIO0_4 —** General purpose digital input/output pin.
		I/O	**SCL —** I^{2}C-bus clock input/output. High-current sink only if I^{2}C Fast-Mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	11[2]	I/O	**PIO0_5 —** General purpose digital input/output pin.
		I/O	**SDA —** I^{2}C-bus data input/output. High-current sink only if I^{2}C Fast-Mode Plus is selected in the I/O configuration register.
PIO0_6/USB_CONNECT/ SCK	15[1]	I/O	**PIO0_6 —** General purpose digital input/output pin.
		O	**USB_CONNECT —** Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature (LPC1342/43 only).
		I/O	**SCK —** Serial clock for SSP.
PIO0_7/CTS	16[1]	I/O	**PIO0_7 —** General purpose digital input/output pin (high-current output driver).
		I	**CTS —** Clear To Send input for UART.
PIO0_8/MISO/ CT16B0_MAT0	17[1]	I/O	**PIO0_8 —** General purpose digital input/output pin.
		I/O	**MISO —** Master In Slave Out for SSP.
		O	**CT16B0_MAT0 —** Match output 0 for 16-bit timer 0.
PIO0_9/MOSI/ CT16B0_MAT1/ SWO	18[1]	I/O	**PIO0_9 —** General purpose digital input/output pin.
		I/O	**MOSI —** Master Out Slave In for SSP.
		O	**CT16B0_MAT1 —** Match output 1 for 16-bit timer 0.
		O	**SWO —** Serial wire trace output.
SWCLK/PIO0_10/SCK/ CT16B0_MAT2	19[1]	I	**SWCLK —** Serial wire clock and test clock TCK for JTAG interface.
		I/O	**PIO0_10 —** General purpose digital input/output pin.
		O	**SCK —** Serial clock for SSP.
		O	**CT16B0_MAT2 —** Match output 2 for 16-bit timer 0.
TDI/PIO0_11/AD0/ CT32B0_MAT3	21[3]	I	**TDI —** Test Data In for JTAG interface.
		I/O	**PIO0_11 —** General purpose digital input/output pin.
		I	**AD0 —** A/D converter, input 0.
		O	**CT32B0_MAT3 —** Match output 3 for 32-bit timer 0.
TMS/PIO1_0/AD1/ CT32B1_CAP0	22[3]	I	**TMS —** Test Mode Select for JTAG interface.
		I/O	**PIO1_0 —** General purpose digital input/output pin.
		I	**AD1 —** A/D converter, input 1.
		I	**CT32B1_CAP0 —** Capture input 0 for 32-bit timer 1.

Table 4. **LPC1311/13/42/43 HVQFN33 pin description table** *…continued*

Symbol	Pin	Type	Description
TDO/PIO1_1/AD2/ CT32B1_MAT0	23[3]	O	**TDO —** Test Data Out for JTAG interface.
		I/O	**PIO1_1 —** General purpose digital input/output pin.
		I	**AD2 —** A/D converter, input 2.
		O	**CT32B1_MAT0 —** Match output 0 for 32-bit timer 1.
TRST/PIO1_2/AD3/ CT32B1_MAT1	24[3]	I	**TRST —** Test Reset for JTAG interface.
		I/O	**PIO1_2 —** General purpose digital input/output pin.
		I	**AD3 —** A/D converter, input 3.
		O	**CT32B1_MAT1 —** Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/AD4/ CT32B1_MAT2	25[3]	I/O	**SWDIO —** Serial wire debug input/output.
		I/O	**PIO1_3 —** General purpose digital input/output pin.
		I	**AD4 —** A/D converter, input 4.
		O	**CT32B1_MAT2 —** Match output 2 for 32-bit timer 1.
PIO1_4/AD5/ CT32B1_MAT3/WAKEUP	26[3]	I/O	**PIO1_4 —** General purpose digital input/output pin.
		I	**AD5 —** A/D converter, input 5.
		O	**CT32B1_MAT3 —** Match output 3 for 32-bit timer 1.
		I	**WAKEUP —** Deep power-down mode wake-up pin.
PIO1_5/RTS/ CT32B0_CAP0	30[1]	I/O	**PIO1_5 —** General purpose digital input/output pin.
		O	**RTS —** Request To Send output for UART.
		I	**CT32B0_CAP0 —** Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/ CT32B0_MAT0	31[1]	I/O	**PIO1_6 —** General purpose digital input/output pin.
		I	**RXD —** Receiver input for UART.
		O	**CT32B0_MAT0 —** Match output 0 for 32-bit timer 0.
PIO1_7/TXD/ CT32B0_MAT1	32[1]	I/O	**PIO1_7 —** General purpose digital input/output pin.
		O	**TXD —** Transmitter output for UART.
		O	**CT32B0_MAT1 —** Match output 1 for 32-bit timer 0.
PIO1_8/CT16B1_CAP0	7[1]	I/O	**PIO1_8 —** General purpose digital input/output pin.
		I	**CT16B1_CAP0 —** Capture input 0 for 16-bit timer 1.
PIO1_9/CT16B1_MAT0	12[1]	I/O	**PIO1_9 —** General purpose digital input/output pin.
		O	**CT16B1_MAT0 —** Match output 0 for 16-bit timer 1.
PIO1_10/AD6/ CT16B1_MAT1	20[3]	I/O	**PIO1_10 —** General purpose digital input/output pin.
		I	**AD6 —** A/D converter, input 6.
		O	**CT16B1_MAT1 —** Match output 1 for 16-bit timer 1.
PIO1_11/AD7	27[3]	I/O	**PIO1_11 —** General purpose digital input/output pin.
		I	**AD7 —** A/D converter, input 7.
PIO2_0/DTR	1[1]	I/O	**PIO2_0 —** General purpose digital input/output pin.
		O	**DTR —** Data Terminal Ready output for UART.
PIO3_2	28[1]	I/O	**PIO3_2 —** General purpose digital input/output pin.
PIO3_4	13[1]	I/O	**PIO3_4 —** General purpose digital input/output pin (LPC1311/13 only).
PIO3_5	14[1]	I/O	**PIO3_5 —** General purpose digital input/output pin (LPC1311/13 only).
USB_DM	13[4]	I/O	**USB_DM —** USB bidirectional D− line (LPC1342/43 only).
USB_DP	14[4]	I/O	**USB_DP —** USB bidirectional D+ line (LPC1342/43 only).

Table 4. **LPC1311/13/42/43 HVQFN33 pin description table** *…continued*

Symbol	Pin	Type	Description
$V_{DD(IO)}$	6	I	3.3 V input/output supply voltage.
$V_{DD(3V3)}$	29	I	3.3 V supply voltage to the internal DC-DC converter and the ADC. Also used as the ADC reference voltage.
XTALIN	4	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5	O	Output from the oscillator amplifier.
V_{SS}	33	-	Thermal pad. Connect to ground.

[1] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis.

[2] I2C-bus pads compliant with the I2C-bus specification for I2C standard mode and I2C Fast-mode Plus.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant.

[4] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only).

7. Functional description

7.1 Architectural overview

The ARM Cortex-M3 includes three AHB-Lite buses: the system bus, the I-code bus, and the D-code bus (see Figure 1). The I-code and D-code core buses are faster than the system bus and are used similarly to TCM interfaces: one bus dedicated for instruction fetch (I-code) and one bus for data access (D-code). The use of two core buses allows for simultaneous operations if concurrent operations target different devices.

7.2 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware divide, interruptable/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the *Cortex-M3 Technical Reference Manual* which is available on the official ARM website.

7.3 On-chip flash program memory

The LPC1311/13/42/43 contain 32 kB (LPC1313 and LPC1343), 16 kB (LPC1342), or 8 kB (LPC1311) of on-chip flash memory.

7.4 On-chip SRAM

The LPC1311/13/42/43 contain a total of 8 kB (LPC1343 and LPC1313) or 4 kB (LPC1342 and LPC1311) on-chip static RAM memory.

7.5 Memory map

The LPC134x incorporates several distinct memory regions, shown in the following figures. Figure 6 shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals. The APB peripheral area is 1 MB in size and is divided to allow for up to 64 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.

Fig 6. LPC1311/13/42/43 memory map

LPC1311/13/42/43

Address	Region
0xFFFF FFFF	4 GB
	reserved
0x5020 0000	
0x5000 0000	AHB peripherals
	reserved
0x4008 0000	
0x4000 0000	APB peripherals
0x2400 0000	1 GB — reserved
0x2200 0000	AHB SRAM bit-band alias addressing
0x2000 0000	reserved
	0.5 GB — reserved
0x1FFF 4000	
0x1FFF 0000	16 kB boot ROM
0x1000 2000	reserved
0x1000 1000	8 kB SRAM (LPC1313/1343)
0x1000 0000	4 kB SRAM (LPC1311/1342)
0x0000 8000	reserved
0x0000 4000	32 kB on-chip flash (LPC1313/43)
0x0000 2000	16 kB on-chip flash (LPC1342)
0x0000 0000	8 kB on-chip flash (LPC1311)

I-code/D-code memory space

0 GB

+ 512 byte

active interrupt vectors — 0x0000 0200 / 0x0000 0000

AHB peripherals — 0x5020 0000

		Address
	127- 4 reserved	0x5004 0000
3	GPIO PIO3	0x5003 0000
2	GPIO PIO2	0x5002 0000
1	GPIO PIO1	0x5001 0000
0	GPIO PIO0	0x5000 0000

APB peripherals — 0x4008 0000

		Address
	31 - 19 reserved	0x4004 C000
18	system control	0x4004 8000
17	IOCONFIG	0x4004 4000
16	SSP	0x4004 0000
15	reserved	0x4003 C000
14	PMU	0x4003 8000
	10 - 13 reserved	0x4002 8000
9	reserved	0x4002 4000
8	USB (LPC1342/43 only)	0x4002 0000
7	ADC	0x4001 C000
6	32-bit counter/timer 1	0x4001 8000
5	32-bit counter/timer 0	0x4001 4000
4	16-bit counter/timer 1	0x4001 0000
3	16-bit counter/timer 0	0x4000 C000
2	UART	0x4000 8000
1	WDT	0x4000 4000
0	I2C-bus	0x4000 0000

002aae723

7.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.6.1 Features

- Controls system exceptions and peripheral interrupts.
- On the LPC1311/13/42/43, the NVIC supports 16 vectored interrupts. In addition, up to 40 of the individual GPIO inputs are NVIC-vector capable.

- 8 programmable interrupt priority levels, with hardware priority level masking
- Relocatable vector table.
- Software interrupt generation.

7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

7.7 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.8 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

LPC1311/13/42/43 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral and are accessed through the AHB so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

7.8.1 Features

- Bit-level set and clear registers allow a single instruction to set or clear any number of bits in one port.
- Direction control of individual bits.
- All I/O default to inputs with pull-up resistors enabled after reset.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin.

7.9 USB interface (LPC1342/43 only)

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot-plugging and dynamic configuration of the devices. All transactions are initiated by the host controller.

The LPC1342/43 USB interface is a device controller with on-chip PHY for device functions.

7.9.1 Full-speed USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, and endpoint buffer memory. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled.

7.9.1.1 Features

- Fully compliant with *USB 2.0 specification (full speed)*.
- Supports 10 physical (5 logical) endpoints with up to 64 bytes buffer RAM per endpoint (see Table 5).
- Supports Control, Bulk, Isochronous, and Interrupt endpoints.
- Supports SoftConnect feature.
- Double buffer implementation for Bulk and Isochronous endpoints.

Table 5.   USB device endpoint configuration

Logical endpoint	Physical endpoint	Endpoint type	Direction	Packet size (byte)	Double buffer
0	0	Control	out	64	no
0	1	Control	in	64	no
1	2	Interrupt/Bulk	out	64	no
1	3	Interrupt/Bulk	in	64	no
2	4	Interrupt/Bulk	out	64	no
2	5	Interrupt/Bulk	in	64	no
3	6	Interrupt/Bulk	out	64	yes
3	7	Interrupt/Bulk	in	64	yes
4	8	Isochronous	out	512	yes
4	9	Isochronous	in	512	yes

7.10 UART

The LPC1311/13/42/43 contains one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.10.1 Features

- 16-byte receive and transmit FIFOs.

- Register locations conform to 16C550 industry standard.

- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.

- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.

- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.

- Support for RS-485/9-bit mode.

- Support for modem control.

7.11 SSP serial I/O controller

The LPC1311/13/42/43 contain one SSP controller. The SSP controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.11.1 Features

- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses

- Synchronous serial communication

- Master or slave operation

- 8-frame FIFOs for both transmit and receive

- 4-bit to 16-bit frame

7.12 I^{2}C-bus serial I/O controller

The LPC1311/13/42/43 contain one I^{2}C-bus controller.

The I^{2}C-bus is bidirectional for inter-IC control using only two wires: a serial clock line (SCL) and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I^{2}C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.12.1 Features

- The I^{2}C-bus interface is a standard I^{2}C-bus compliant interface with open-drain pins. The I^{2}C-bus interface also supports Fast-Mode Plus with bit rates up to 1 Mbit/s.

- Easy to configure as master, slave, or master/slave.

- Programmable clocks allow versatile rate control.

- Bidirectional data transfer between masters and slaves.

- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I^{2}C-bus can be used for test and diagnostic purposes.
- The I^{2}C-bus controller supports multiple address recognition and a bus monitor mode.

7.13 10-bit ADC

The LPC1311/13/42/43 contains one ADC. It is a single 10-bit successive approximation ADC with eight channels.

7.13.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to $V_{DD(3V3)}$.
- 10-bit conversion time $\geq$ 2.44 μs.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or Timer Match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

7.14 General purpose external event counters/timers

The LPC1311/13/42/43 includes two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.14.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four match registers per timer that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:

   – Set LOW on match.

   – Set HIGH on match.

   – Toggle on match.

   – Do nothing on match.

7.15 System tick timer

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception, normally set to a 10 ms interval.

7.16 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

7.16.1 Features

- Internally resets chip if not periodically reloaded.

- Debug mode.

- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.

- Incorrect/incomplete feed sequence causes reset/interrupt if enabled.

- Flag to indicate watchdog reset.

- Programmable 32-bit timer with internal prescaler.

- Selectable time period from ($T_{cy(WDCLK)} \times 256 \times 4$) to ($T_{cy(WDCLK)} \times 2^{32} \times 4$) in multiples of $T_{cy(WDCLK)} \times 4$.

- The Watchdog Clock (WDCLK) source can be selected from the Internal RC oscillator (IRC), the watchdog oscillator, or the main clock. This gives a wide range of potential timing choices of watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring for increased reliability.

7.17 Clocking and power control

7.17.1 Crystal oscillators

The LPC1311/13/42/43 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

Following reset, the LPC1311/13/42/43 will operate from the internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

See Figure 7 for an overview of the LPC1311/13/42/43 clock generation.

The USB clock is available on LPC1342/43 only.

Fig 7.   LPC1311/13/42/43 clocking generation block diagram

7.17.1.1   Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the system PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up, any chip reset, or wake-up from Deep power-down mode, the LPC1311/13/42/43 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

7.17.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL. On the LPC134x, the system oscillator must be used to provide the clock source to USB.

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL. The ARM processor clock frequency is referred to as CCLK elsewhere in this document.

7.17.2 System PLL and USB PLL

The LPC134x contain a system PLL and a dedicated PLL for generating the 48 MHz USB clock. The LPC131x contain the system PLL only. The system and USB PLLs are identical.

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μs.

7.17.3 Clock output

The LPC1311/13/42/43 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.17.4 Wake-up process

The LPC1311/13/42/43 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the main oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

7.17.5 Power control

The LPC1311/13/42/43 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip

peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.17.5.1 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

7.17.5.2 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition analog blocks are shut down for increased power savings. The user can configure the Deep-sleep mode to a large extend, selecting any of the oscillators, any of the PLLs, the USB PHY (LPC134x only), BOD, the ADC, and the flash to be shut down or remain powered during Deep-sleep mode. The user can also select which of the oscillators and analog blocks will be powered up after the chip exits from Deep-sleep mode.

The GPIO pins (up to 40 pins total) serve as external wake-up pins to a dedicated start logic to wake up the chip from Deep-sleep mode.

The timing of the wake-up process from Deep-sleep mode depends on which blocks are selected to be powered down during deep-sleep.

For lowest power consumption, the clock source should be switched to IRC before entering Deep-sleep mode, all oscillators and PLLs should be turned off during deep-sleep, and the IRC should be selected as clock source when the chip wakes up from deep-sleep. The IRC can be switched on and off glitch-free and provides a clean clock signal after start-up.

If power consumption is not a concern, any of the oscillators and/or PLLs can be left running in Deep-sleep mode to obtain short wake-up times when waking up from deep-sleep.

7.17.5.3 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip with the exception of the WAKEUP pin. The LPC1311/13/42/43 can wake up from Deep power-down mode via the WAKEUP pin.

7.18 System control

7.18.1 Reset

Reset has four sources on the LPC1311/13/42/43: the $\overline{\text{RESET}}$ pin, the Watchdog reset, power-on reset (POR), and the Brown-Out Detection (BOD) circuit. The $\overline{\text{RESET}}$ pin is a Schmitt trigger input pin. Assertion of chip reset by any source, once the operating voltage attains a usable level, starts the IRC and initializes the flash controller.

When the internal reset is removed, the processor begins executing at address 0, which is initially the reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

7.18.2 Brownout detection

The LPC1311/13/42/43 includes four levels for monitoring the voltage on the $V_{DD(3V3)}$ pin. If this voltage falls below one of the four selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register. An additional threshold level can be selected to cause a forced reset of the chip.

7.18.3 Code security (Code Read Protection - CRP)

This feature of the LPC1311/13/42/43 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the JTAG and ISP can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

There are three levels of Code Read Protection:

1. CRP1 disables access to chip via the JTAG and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
2. CRP2 disables access to chip via the JTAG and only allows full flash erase and update using a reduced set of the ISP commands.
3. Running an application with level CRP3 selected fully disables any access to chip via the JTAG pins and the ISP. This mode effectively disables ISP override using PIO0_1 pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UART0.

CAUTION

If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the *LPC13xx user manual*.

7.18.4 Boot loader

The boot loader controls initial operation after reset and also provides the means to program the flash memory. This could be initial programming of a blank device, erasure and re-programming of a previously programmed device, or programming of the flash memory by the application program in a running system.

The boot loader code is executed every time the part is reset or powered up. The loader can either execute the ISP command handler or the user application code, or, on the LPC134x, it can obtain the boot image as an attached MSC device through USB. A LOW

level during reset at the PIO0_1 pin is considered an external hardware request to start the ISP command handler or the USB device enumeration. The state of PIO0_3 determines whether the UART or USB interface will be used (LPC134x only).

7.18.5 APB interface

The APB peripherals are located on one APB bus.

7.18.6 AHB-Lite

The AHB-Lite connects the instruction (I-code) and data (D-code) CPU buses of the ARM Cortex-M3 to the flash memory, the main static RAM, and the boot ROM.

7.18.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs.

7.18.8 Memory mapping control

The Cortex-M3 incorporates a mechanism that allows remapping the interrupt vector table to alternate locations in the memory map. This is controlled via the Vector Table Offset Register contained in the NVIC.

The vector table may be located anywhere within the bottom 1 GB of Cortex-M3 address space. The vector table must be located on a 128 word (512 byte) boundary because the NVIC on the LPC1311/13/42/43 is configured for 128 total interrupts.

7.19 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M3. Serial wire debug is supported.

8. Limiting values

Table 6.   Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{DD(3V3)}$	supply voltage (3.3 V)	core and external rail		2.0	3.6	V
$V_{DD(IO)}$	input/output supply voltage			2.0	3.6	V
V_I	input voltage	5 V tolerant I/O pins; only valid when the $V_{DD(IO)}$ supply voltage is present	[2]	−0.5	+6.0	V
		other I/O pins	[2][3]	−0.5	$V_{DD(IO)}$ + 0.5	V
I_{DD}	supply current	per supply pin	[4]	-	100	mA
I_{SS}	ground current	per ground pin	[4]	-	100	mA
I_{latch}	I/O latch-up current	$−(0.5V_{DD(IO)}) < V_I < (1.5V_{DD(IO)})$; $T_j < 125\ °C$		-	100	mA
T_{stg}	storage temperature		[5]	−65	+150	°C
$P_{tot(pack)}$	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V_{ESD}	electrostatic discharge voltage	human body model; all pins	[6]	−5000	+5000	V

[1]   The following applies to the limiting values:

   a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

   b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2]   Including voltage on outputs in 3-state mode.

[3]   Not to exceed 4.6 V.

[4]   The peak current is limited to 25 times the corresponding maximum current.

[5]   Dependent on package type.

[6]   Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

9. Thermal characteristics

9.1 Thermal characteristics

The average chip junction temperature, T_J (°C), can be calculated using the following equation:

$$T_J = T_{amb} + (P_D \times R_{th(j-a)}) \tag{1}$$

- T_{amb} = ambient temperature (°C),
- $R_{th(j-a)}$ = the package junction-to-ambient thermal resistance (°C/W)
- P_D = sum of internal and I/O power dissipation

The internal power dissipation is the product of I_{DD} and V_{DD}. The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

Table 7.   Thermal characteristics

V_{DD} = 2.4 V to 3.6 V; T_{amb} = −40 °C to +85 °C unless otherwise specified;

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	LQFP48, HVQFN33 packages	-	\<tbd\>	-	°C/W
$T_{j(max)}$	maximum junction temperature		-	-	150	°C

10. Static characteristics

Table 8.   Static characteristics

$T_{amb} = -40$ °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
$V_{DD(3V3)}$	supply voltage (3.3 V)			2.0	3.3	3.6	V
$V_{DD(IO)}$	input/output supply voltage			2.0	3.3	3.6	V
I_{DD}	supply current	Active mode; $V_{DD(3V3)}$ = 3.3 V; T_{amb} = 25 °C; code `while(1){}` executed from flash;					
		CCLK = 12 MHz	[2][3][4]	-	4	-	mA
		CCLK = 72 MHz	[3][4][5]	-	17	-	mA
		Sleep mode; $V_{DD(3V3)}$ = 3.3 V; T_{amb} = 25 °C; `while(1){}` executed from flash; CCLK = 12 MHz	[2][3][4]	-	2	-	mA
		Deep-sleep mode; $V_{DD(3V3)}$ = 3.3 V; T_{amb} = 25 °C	[6]	-	30	-	μA
		Deep power-down mode; $V_{DD(3V3)}$ = 3.3 V; $V_{DD(IO)}$ = 3.3 V; T_{amb} = 25 °C	[7]	-	220	-	nA
$I_{DD(IO)}$	I/O supply current	Deep power-down mode; $V_{DD(3V3)}$ = 3.3 V; $V_{DD(IO)}$ = 3.3 V; T_{amb} = 25 °C	[7][8]	-	20	-	nA
Standard port pins and RESET pin							
I_{IL}	LOW-level input current	V_I = 0 V; on-chip pull-up resistor disabled		-	-	3	μA
I_{IH}	HIGH-level input current	V_I = $V_{DD(IO)}$; on-chip pull-down resistor disabled		-	-	3	μA
I_{OZ}	OFF-state output current	V_O = 0 V; V_O = $V_{DD(IO)}$; on-chip pull-up/down resistors disabled		-	-	3	μA
V_I	input voltage	pin configured to provide a digital function	[9][10][11]	0	-	5.5	V
V_O	output voltage	output active		0	-	$V_{DD(IO)}$	V
V_{IH}	HIGH-level input voltage			2.0	-	-	V
V_{IL}	LOW-level input voltage			-	-	0.8	V
V_{hys}	hysteresis voltage			0.4	-	-	V
V_{OH}	HIGH-level output voltage	I_{OH} = -4 mA	[12]	$V_{DD(IO)} - 0.4$	-	-	V

Table 8.   **Static characteristics** *…continued*
T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V_{OL}	LOW-level output voltage	I_{OL} = 4 mA	[12]	-	-	0.4	V
I_{OH}	HIGH-level output current	V_{OH} = $V_{DD(IO)}$ − 0.4 V	[12]	−4	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V	[12]	4	-	-	mA
I_{OHS}	HIGH-level short-circuit output current	V_{OH} = 0 V	[13]	-	-	−45	mA
I_{OLS}	LOW-level short-circuit output current	V_{OL} = $V_{DD(IO)}$	[13]	-	-	50	mA
I_{pd}	pull-down current	V_I = 5 V		10	50	150	μA
I_{pu}	pull-up current	V_I = 0 V		−15	−50	−85	μA
		$V_{DD(IO)}$ < V_I < 5 V		0	0	0	μA
High-drive output pin (PIO0_7)							
I_{IL}	LOW-level input current	V_I = 0 V; on-chip pull-up resistor disabled		-	-	3	μA
I_{IH}	HIGH-level input current	V_I = $V_{DD(IO)}$; on-chip pull-down resistor disabled		-	-	3	μA
I_{OZ}	OFF-state output current	V_O = 0 V; V_O = $V_{DD(IO)}$; on-chip pull-up/down resistors disabled		-	-	3	μA
V_I	input voltage	pin configured to provide a digital function	[9][10] [11]	0	-	5.5	V
V_O	output voltage	output active		0	-	$V_{DD(IO)}$	V
V_{IH}	HIGH-level input voltage			2.0	-	-	V
V_{IL}	LOW-level input voltage			-	-	0.8	V
V_{hys}	hysteresis voltage			0.4	-	-	V
V_{OH}	HIGH-level output voltage	I_{OH} = −20 mA	[12]	$V_{DD(IO)}$ − 0.4	-	-	V
V_{OL}	LOW-level output voltage	I_{OL} = 4 mA	[12]	-	-	0.4	V
I_{OH}	HIGH-level output current	V_{OH} = $V_{DD(IO)}$ − 0.4 V; $V_{DD(IO)}$ ≥ 2.5 V	[12]	20	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V	[12]	4	-	-	mA
I_{pd}	pull-down current	V_I = 5 V		10	50	150	μA
I_{pu}	pull-up current	V_I = 0 V		−15	−50	−85	μA
		$V_{DD(IO)}$ < V_I < 5 V		0	0	0	μA
I²C-bus pins (PIO0_4 and PIO0_5)							
V_{IH}	HIGH-level input voltage			0.7$V_{DD(IO)}$	-	-	V
V_{IL}	LOW-level input voltage			-	-	0.3$V_{DD(IO)}$	V
V_{hys}	hysteresis voltage			-	0.5$V_{DD(IO)}$	-	V

LPC1311_13_42_43_0

Table 8.   Static characteristics *…continued*
$T_{amb} = -40\ °C\ to\ +85\ °C$, *unless otherwise specified.*

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V_{OL}	LOW-level output voltage	$I_{OLS} = 20$ mA	[12]	-	-	0.4	V
I_{LI}	input leakage current	$V_I = V_{DD(IO)}$	[14]	-	2	4	µA
		$V_I = 5$ V		-	10	22	µA
Oscillator pins							
$V_{i(xtal)}$	crystal input voltage			0	1.8	1.95	V
$V_{o(xtal)}$	crystal output voltage			0	1.8	1.95	V
USB pins (LPC1342/43 only)							
I_{OZ}	OFF-state output current	$0\ V < V_I < 3.3$ V		-	-	±10	µA
V_{BUS}	bus supply voltage			-	-	5.25	V
V_{DI}	differential input sensitivity voltage	$\lvert(D+) - (D-)\rvert$		0.2	-	-	V
V_{CM}	differential common mode voltage range	includes V_{DI} range		0.8	-	2.5	V
$V_{th(rs)se}$	single-ended receiver switching threshold voltage			0.8	-	2.0	V
V_{OL}	LOW-level output voltage	for low-/full-speed; R_L of 1.5 kΩ to 3.6 V		-	-	0.18	V
V_{OH}	HIGH-level output voltage	driven; for low-/full-speed; R_L of 15 kΩ to GND		2.8	-	3.5	V
C_{trans}	transceiver capacitance	pin to GND		-	-	20	pF
Z_{DRV}	driver output impedance for driver which is not high-speed capable	with 33 Ω series resistor; steady state drive	[15]	36	-	44.1	Ω

[1]   Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2]   IRC enabled; system oscillator disabled; system PLL disabled.

[3]   BOD disabled.

[4]   All peripherals disabled in the AHBCLKCTRL register. Peripheral clocks to UART, SSP, and SysTick timer disabled in the syscon block.

[5]   IRC disabled; system oscillator enabled; system PLL enabled.

[6]   All oscillators and analog blocks turned off in the PDRUNCFG register.

[7]   WAKEUP pin pulled HIGH externally;

[8]   For LPC134x: USB_DP and USB_DM pulled LOW externally.

[9]   Including voltage on outputs in 3-state mode.

[10] $V_{DD(3V3)}$ and $V_{DD(IO)}$ supply voltages must be present.

[11]   3-state outputs go into 3-state mode when $V_{DD(3V3)}$ is grounded.

[12]   Accounts for 100 mV voltage drop in all supply lines.

[13]   Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[14]   To V_{SS}.

[15]   Includes external resistors of 33 Ω ± 1 % on USB_DP and USB_DM.

Table 9. ADC static characteristics

T_{amb} = −40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz, $V_{DD(3V3)}$ = 2.5 V to 3.6 V.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
V_{IA}	analog input voltage		0	-	$V_{DD(3V3)}$	V
C_{ia}	analog input capacitance		-	-	1	pF
E_D	differential linearity error	[2][3][4]	-	± 1		LSB
$E_{L(adj)}$	integral non-linearity	[2][5]	-	± 1.5		LSB
E_O	offset error	[2][6]	-	± 2.5		LSB
E_G	gain error	[2][7]	-	0.5		%
E_T	absolute error	[2][8]	-	± 3		LSB

[1]   Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2]   Conditions: V_{SS} = 0 V, $V_{DD(3V3)}$ = 3.3 V.

[3]   The ADC is monotonic, there are no missing codes.

[4]   The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 8.

[5]   The integral non-linearity ($E_{L(adj)}$) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 8.

[6]   The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 8.

[7]   The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 8.

[8]   The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 8.

(1) Example of an actual transfer curve.

(2) The ideal transfer curve.

(3) Differential linearity error (E_D).

(4) Integral non-linearity ($E_{L(adj)}$).

(5) Center of a step of the actual transfer curve.

Fig 8. ADC characteristics

10.1 BOD static characteristics

Table 10.   BOD static characteristics[1]

$T_{amb} = 25\ °C$.

| Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{th}	threshold voltage	interrupt level 0				
		assertion	-	1.69	-	V
		de-assertion	-	1.84	-	V
		interrupt level 1				
		assertion	-	2.29	-	V
		de-assertion	-	2.44	-	V
		interrupt level 2				
		assertion	-	2.59	-	V
		de-assertion	-	2.74	-	V
		interrupt level 3				
		assertion	-	2.87	-	V
		de-assertion	-	2.98	-	V
		reset level 0				
		assertion	-	1.49	-	V
		de-assertion	-	1.64	-	V

[1]   Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *LPC13xx user manual*.

10.2 Power consumption

Conditions: $T_{amb} = 25\ °C$; active mode entered executing code from flash; Supply voltage 3.3 V; all peripherals enabled but not configured to run.

Fig 9.   Supply current at different core frequencies in active mode

001aac984

Conditions: T$_{amb}$ = 25 °C; active mode entered executing code from flash; all peripherals enabled but not configured to run.

Fig 10. Supply current at different regulator supply voltages in active mode

001aac984

Conditions: active mode entered executing code from flash; supply voltage 3.3 V; all peripherals enabled but not configured to run.

Fig 11. Supply current at different temperatures in active mode

10.3 Electrical pin characteristics

Conditions: $V_{DD(IO)}$ = 3.3 V; T_{amb} = 25 °C.

Fig 12. I²C-bus current (I_{IL} vs. V_{IL})

Conditions: $V_{DD(IO)}$ = 3.3 V; T_{amb} = 25 °C.

Fig 13. High drive output (I_{OH} vs. V_{OH}) on pin PIO0_7

Measured on pins Pn.m; $V_{DD(3V3)}$ = x.x V.

Fig 14. Typical LOW-level output I_{OL} current versus LOW-level output V_{OL}

Measured on pins Pn.m; $V_{DD(3V3)}$ = x.x V.

Fig 15. Typical HIGH-level output I_{OH} current versus HIGH-level output voltage V_{OH}

001aac984

X
X
(X)
X

X

X

X

X

X
X   X   X   X   X
X (X)

Measured on pins Pn.m; $V_{DD(3V3)}$ = x.x V.

Fig 16.   Typical pull-up current I_{pu} versus input voltage V_i

001aac984

X
X
(X)
X

X

X

X

X

X
X   X   X   X   X
X (X)

Measured on pins Pn.m; $V_{DD(3V3)}$ = x.x V.

Fig 17.   Typical pull-down current I_{pd} versus input voltage V_i

11. Dynamic characteristics

11.1 Flash memory

Table 11. Flash characteristics

T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
N_{endu}	endurance		[1]	10000	-	-	cycles
t_{ret}	retention time	powered		10	-	-	years
		unpowered		20	-	-	years

[1] Number of program/erase cycles.

11.2 External clock

Table 12. Dynamic characteristic: external clock

T_{amb} = −40 °C to +85 °C; $V_{DD(3V3)}$ over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
f_{osc}	oscillator frequency		1	-	25	MHz
$T_{cy(clk)}$	clock cycle time		40	-	1000	ns
t_{CHCX}	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
t_{CLCX}	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
t_{CLCH}	clock rise time		-	-	5	ns
t_{CHCL}	clock fall time		-	-	5	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

002aaa907

Fig 18. External clock timing (with an amplitude of at least $V_{i(RMS)}$ = 200 mV)

11.3 Internal oscillators

Table 13.   Dynamic characteristic: internal oscillators

$T_{amb} = -40\ °C$ to $+85\ °C; 2.7\ V \le V_{DD(3V3)} \le 3.6\ V$[1].

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1]   Parameters are valid over operating temperature range unless otherwise specified.

[2]   Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

conditions: <tbd>

Fig 19.   Internal RC oscillator frequency vs. temperature

conditions: <tbd>

Fig 20.   Internal RC oscillator frequency vs. regulator supply voltage

11.4   I²C-bus

Table 14.   Dynamic characteristic: I²C-bus pins (Fast-mode Plus)
$T_{amb} = -40\ °C\ to\ +85\ °C;\ V_{DD(3V3)}$ *over specified ranges.*[1]

Symbol	Parameter	Conditions	Min	Typ[2][3]	Max	Unit
f_{SCL}	SCL clock frequency		-	-	1	MHz
$t_{f(o)}$	output fall time	V_{IH} to V_{IL}	$20 + 0.1 \times C_b$[4]	-	-	ns
t_r	rise time		<tbd>	27	<tbd>	ns
t_f	fall time		<tbd>	39	<tbd>	ns
t_{LOW}	LOW period of the SCL clock	-	<tbd>	541	<tbd>	ns
t_{HIGH}	HIGH period of the SCL clock	-	<tbd>	375	<tbd>	ns
$t_{SU;DAT}$	data set-up time	-	<tbd>	23	<tbd>	ns

[1]   Parameters are valid over operating temperature range unless otherwise specified.

[2]   Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3]   Main clock frequency 10 MHz; system clock divider AHBCLKDIV = 0x1; I²C-bus interface configured in master transmitter mode.

[4]   Bus capacitance C_b in pF, from 10 pF to 400 pF.

Fig 21.   I²C-bus pins clock timing

11.5 SSP interface

Table 15.   Dynamic characteristics of SSP pins in SPI mode

$T_{amb} = 25\ °C$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{cy(PCLK)}$	PCLK cycle time		13.9	-	-	ns
$T_{cy(clk)}$	clock cycle time	[1]	27.8	-	-	ns
SSP master						
t_{DS}	data set-up time	in SPI mode	10	-	$T_{cy(clk)}$	ns
t_{DH}	data hold time	in SPI mode	-	-	0	ns
$t_{v(Q)}$	data output valid time	in SPI mode	-	-	10	ns
$t_{h(Q)}$	data output hold time	in SPI mode	-	-	0	ns
SPI slave						
t_{DS}	data set-up time	in SPI mode	-	<tbd>	-	ns
t_{DH}	data hold time	in SPI mode	-	<tbd>	-	ns
$t_{v(Q)}$	data output valid time	in SPI mode	-	<tbd>	-	ns
$t_{h(Q)}$	data output hold time	in SPI mode	-	<tbd>	-	ns

[1] $T_{cy(clk)} = (SSPCLKDIV \times (1 + SCR) \times CPSDVSR) / f_{main}$. The clock cycle time derived from the SPI bit rate $T_{cy(clk)}$ is a function of the main clock frequency f_{main}, the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).

002aae829

Fig 22.   SSP master timing in SPI mode

Fig 23. SSP slave timing in SPI mode

11.6 USB interface (LPC1342/43 only)

Table 16.   Dynamic characteristics: USB pins (full-speed)

C_L = 50 pF; R_{pu} = 1.5 kΩ on D+ to $V_{DD(3V3)}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_r	rise time	10 % to 90 %	8.5	-	13.8	ns
t_f	fall time	10 % to 90 %	7.7	-	13.7	ns
t_{FRFM}	differential rise and fall time matching	t_r / t_f	-	-	109	%
V_{CRS}	output signal crossover voltage		1.3	-	2.0	V
t_{FEOPT}	source SE0 interval of EOP	see Figure 24	160	-	175	ns
t_{FDEOP}	source jitter for differential transition to SE0 transition	see Figure 24	−2	-	+5	ns
t_{JR1}	receiver jitter to next transition		−18.5	-	+18.5	ns
t_{JR2}	receiver jitter for paired transitions	10 % to 90 %	−9	-	+9	ns
t_{EOPR1}	EOP width at receiver	must reject as EOP; see Figure 24	[1] 40	-	-	ns
t_{EOPR2}	EOP width at receiver	must accept as EOP; see Figure 24	[1] 82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.

Fig 24.   Differential data-to-EOP transition skew and EOP width

12. Application information

12.1 Suggested USB interface solutions (LPC1342/43 only)

Fig 25. LPC1342/43 USB interface on a self-powered device

Fig 26. LPC1342/43 USB interface on a bus-powered device

12.2 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i = 100$ pF. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV(RMS) is needed.

Fig 27. Slave mode operation of the on-chip oscillator

12.3 XTAL Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{x1}, C_{x2}, and C_{x3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{x1} and C_{x2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

12.4 Standard I/O pad configuration

Figure 28 shows the possible pin modes for standard I/O pins. The pull-up and pull-down resistors (R_{pu} and R_{pd}) can be enabled or disabled. The default value for each standard port pin is input with R_{pu} enabled. For details on pin modes and hysteresis control, see the *LPC13xx user manual*.

Fig 28. Standard I/O pad configuration

13. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm   **SOT313-2**

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A1	A2	A3	bp	c	D(1)	E(1)	e	HD	HE	L	Lp	v	w	y	ZD(1)	ZE(1)	θ
mm	1.6	0.20 0.05	1.45 1.35	0.25	0.27 0.17	0.18 0.12	7.1 6.9	7.1 6.9	0.5	9.15 8.85	9.15 8.85	1	0.75 0.45	0.2	0.12	0.1	0.95 0.55	0.95 0.55	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT313-2	136E05	MS-026			00-01-19 03-02-25

Fig 29. Package outline SOT313-2 (LQFP48)

HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm

Dimensions

Unit		$A^{(1)}$	A_1	b	c	$D^{(1)}$	D_h	$E^{(1)}$	E_h	e	e_1	e_2	L	v	w	y	y_1
mm	max	1.00	0.05	0.35		7.1	4.85	7.1	4.85				0.75				
	nom	0.85	0.02	0.28	0.2	7.0	4.70	7.0	4.70	0.65	4.55	4.55	0.60	0.1	0.05	0.08	0.1
	min	0.80	0.00	0.23		6.9	4.55	6.9	4.55				0.45				

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

hvqfn33_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
	- - -					09-03-17 09-03-23

Fig 30. Package outline (HVQFN33)

14. Abbreviations

Table 17. Abbreviations

Acronym	Description
A/D	Analog-to-Digital
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
EOP	End Of Packet
ETM	Embedded Trace Macrocell
FIFO	First-In, First-Out
GPIO	General Purpose Input/Output
I/O	Input/Output
LSB	Least Significant Bit
MSC	Mass Storage Class
PHY	Physical Layer
PLL	Phase-Locked Loop
SE0	Single Ended Zero
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SoF	Start-of-Frame
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus

15. Revision history

Table 18.   Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC1311_13_42_43_0.14		Preliminary data sheet		LPC1311_13_42_43_0.13
Modifications:	• SSP (SPI mode) timing data added.			
	• I^{2}C-bus timing parameters added.			
	• Data sheet status changed to preliminary.			
LPC1311_13_42_43_0.13				LPC1311_13_42_43_0.12
Modifications:	• Power consumption data added.			
	• Pad characteristics added.			
	• SSP (SPI mode) timing diagrams updated.			
LPC1311_13_42_43_0.12				LPC1311_13_42_43_0.11
Modifications:	• Changed pin name TCK to SWCLK.			
	• Changed pin name V_{DDCORE} to $V_{DD(3V3)}$.			
	• Changed pin name USB_FRAME_TOGGLE to USB_FTOGGLE.			
LPC1311_13_42_43_0.11				LPC1311_13_42_43_0.10
Modifications:	• Changed TRACE_SWV to SWO and SWD to SWDIO.			
	• Figure 3 and Figure 6 add '33 V_{SS}' to thermal pad.			
	• Add pin 33 to Table 4 with pin description: Thermal Pad. Connect to ground.			
LPC1311_13_42_43_0.10	<tbd>	Objective data sheet	-	-

16. Legal information

17. Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1]   Please consult the most recently issued document before initiating or completing a design.

[2]   The term 'short data sheet' is explained in section "Definitions".

[3]   The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.1   Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.2   Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

17.3   Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

18. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

19. Contents

founded by

PHILIPS